aidlab/AiDA_Python
6
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

feat design 预处理接口迁移

Browse Source
This commit is contained in:
zhouchengrong
2024-05-30 09:48:13 +08:00
parent 13fec64125
commit 1f47d94431
7 changed files with 361 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
app/schemas/pre_processing.py Normal file
View File

@@ -0,0 +1,5 @@
from pydantic import BaseModel
class DesignPreProcessingModel(BaseModel):
sketches: list[dict]